Features

- Fast Read Access Time 90 ns
- Word-wide or Byte-wide Configurable
- 4-megabit Flash and Mask ROM Compatible
- Low-power CMOS Operation
 - 100 µA Maximum Standby
 - 50 mA Maximum Active at 5 MHz
- Wide Selection of JEDEC Standard Packages
 - 40-lead 600 mil PDIP
 - 44-lead SOIC (SOP)
 - 48-lead TSOP (12 mm x 20 mm)
- 5V \pm 10% Power Supply
- High-reliability CMOS Technology – 2,000V ESD Protection
 - 200 mA Latch-up Immunity
- Rapid[™] Programming Algorithm 50 µs/Word (Typical)
- CMOS- and TTL-compatible Inputs and Outputs
- Integrated Product Identification Code
- Commercial and Industrial Temperature Ranges

Description

The AT27C400 is a low-power, high-performance, 4,194,304-bit, one-time programmable read-only memory (OTP EPROM) organized as either 256K by 16 or 512K by 8 bits. It requires a single 5V power supply in normal read mode operation. Any word can be accessed in less than 90 ns, eliminating the need for speed-reducing WAIT states. The by-16 organization makes this part ideal for high-performance 16- and 32bit microprocessor systems. *(continued)*


Pin Configurations


Pin Name	Function
A0 - A17	Addresses
O0 - O15	Outputs
O15/A-1	Output/Address
BYTE/VPP	Byte Mode/ Program Supply
CE	Chip Enable
ŌĒ	Output Enable
NC	No Connect

Note: Both GND pins must be connected. PDIP Top View SOIC (SOP)

וט־		op v	lew	3		50	JF)
- 1		<u> </u>					1
A17 🗆	1	40	A8	NC 🖂	1	44	
A7 🗆	2	39	A9	NC 🖂	2	43	D NC
A6 🗆	3	38	🗆 A10	A17 🗀	3	42	A8
A5 🗆	4	37	A11	A7 🗖	4	41	🗖 A9
A4 🗆	5	36	A12	A6 🗔	5	40	A10
A3 🗆	6	35	🗆 A13	A5 🗖	6	39	A11
A2 🗆	7	34	A14	A4 🗔	7	38	A12
A1 🗆		33	🗆 A15	A3 🗔	8	37	🗖 A13
A0 🗆	9	32	A16	A2 🗀	9	36	🗖 A14
CE	10	31	BYTE/VPP	A1 🗖	10	35	A15
GND 🗖	11	30	GND	A0 🗖	11	34	A16
OE D	12	29	015/A-1	CE 🖂	12	33	BYTE/VPP
00 🗆		28	07	GND 🖂	13	32	GND GND
08 🗆	14	27	014	OE 🖂	14	31	015/A-1
01 🗆	15	26	06	00	15	30	07
O9 🗆		25	013	08 🖂	16	29	014
02 🗆	17	24	05	01 🗆	17	28	06
010		23	012	09 🗀	18	27	013
03 🗆			04	02 🗖	19	26	05
011	20	21	□ vcc	010	20	25	012
				03 🖂	21	24	04
				011	22	23	L vcc
							1

PLCC







4-megabit (256K x 16 or 512K x 8) OTP EPROM

AT27C400

Not Recommended for New Designs

Rev. 0844C-05/00





The AT27C400 can be organized as either word-wide or byte-wide. The organization is selected via the \overline{BYTE}/V_{PP} pin. When \overline{BYTE}/V_{PP} is asserted high (V_{IH}), the word-wide organization is selected and the O15/A-1 pin is used for O15 data output. When \overline{BYTE}/V_{PP} is asserted low (V_{IL}), the byte-wide organization is selected and the O15/A-1 pin is used for the address pin A-1. When the AT27C400 is logically regarded as x16 (word-wide), but read in the byte-wide mode, then with A-1 = V_{IL}, the lower eight bits of the 16-bit word are selected.

In read mode, the AT27C400 typically consumes 15 mA. Standby mode supply current is typically less than 10 μ A.

The AT27C400 is available in industry-standard, JEDECapproved, one-time programmable (OTP) PDIP, SOIC (SOP) and TSOP packages. The device features two-line control (\overline{CE} , \overline{OE}) to eliminate bus contention in high-speed systems.

With high-density 256K word or 512K byte storage capability, the AT27C400 allows firmware to be stored reliably and to be accessed by the system without the delays of mass storage media.


Atmel's AT27C400 has additional features that ensure high quality and efficient production use. The Rapid[™]

Programming Algorithm reduces the time required to program the part and guarantees reliable programming. Programming time is typically only 50 μ s/word. The Integrated Product Identification Code electronically identifies the device and manufacturer. This feature is used by industrystandard programming equipment to select the proper programming algorithms and voltages.

System Considerations

Switching between active and standby conditions via the Chip Enable pin may produce transient voltage excursions. Unless accommodated by the system design, these transients may exceed datasheet limits, resulting in device non-conformance. At a minimum, a 0.1 μ F high-frequency, low inherent inductance, ceramic capacitor should be utilized for each device. This capacitor should be connected between the V_{CC} and Ground terminals of the device, as close to the device as possible. Additionally, to stabilize the supply voltage level on printed circuit boards with large EPROM arrays, a 4.7 μ F bulk electrolytic capacitor should be utilized, again connected between the V_{CC} and Ground terminals. This capacitor should be positioned as close as possible to the point where the power supply is connected to the array.

Block Diagram





Absolute Maximum Ratings*

Temperature under Bias55°C to +125°C	*NOTICE:	S [.] m
Storage Temperature65°C to +150°C		de
Voltage on Any Pin with Respect to Ground2.0V to +7.0V ⁽¹⁾		oj tic tic al
Voltage on A9 with Respect to Ground2.0V to +14.0V ⁽¹⁾		pe
V_{PP} Supply Voltage with Respect to Ground2.0V to +14.0V $^{(1)}$		
Integrated UV Erase Dose		

ICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note: 1. Minimum voltage is -0.6V DC, which undershoots to -2.0V for pulses of less than 20 ns. Maximum output pin voltage is V_{CC} + 0.75V DC, which may overshoot to +7.0V for pulses of less than 20 ns.

Operating Modes	
------------------------	--

						Outputs	
Mode/Pin	CE	ŌĒ	Ai	BYTE/V _{PP}	0 ₀ - 0 ₇	O ₈ - O ₁₄	O ₁₅ /A-1
Read Word-wide	V _{IL}	V _{IL}	X ⁽¹⁾	V _{IH}	D _{OUT}	D _{OUT}	D _{OUT}
Read Byte-wide Upper	V _{IL}	V _{IL}	X ⁽¹⁾	V _{IL}	D _{OUT}	High-Z	V _{IH}
Read Byte-wide Lower	V _{IL}	V _{IL}	X ⁽¹⁾	V _{IL}	D _{OUT}	High-Z	V _{IL}
Output Disable	X ⁽¹⁾	V _{IH}	X ⁽¹⁾	Х		High-Z	
Standby	V _{IH}	X ⁽¹⁾	X ⁽¹⁾	X ⁽⁵⁾		High-Z	
Rapid Program ⁽²⁾	V _{IL}	V _{IH}	Ai	V _{PP}		D _{IN}	
PGM Verify	Х	V _{IL}	Ai	V _{PP}		D _{OUT}	
PGM Inhibit	V _{IH}	V _{IH}	X ⁽¹⁾	V _{PP}		High-Z	
Product Identification ⁽⁴⁾	V _{IL}	V _{IL}	$A9 = V_{H}^{(3)}$ $A0 = V_{IH} \text{ or } V_{IL}$ $A1 - A17 = V_{IL}$	V _{IH}		Identification Code	

Notes: 1. X can be V_{IL} or V_{IH} .

2. Refer to the programming characteristics tables in this datasheet.

3. $V_{\rm H} = 12.0 \pm 0.5 V$.

Two identifier words may be selected. All inputs are held low (V_{IL}), except A9, which is set to V_H, and A0, which is toggled low (V_{IL}) to select the Manufacturer's Identification word and high (V_{IH}) to select the Device Code word.

5. Standby V_{CC} current (ISB) is specified with $V_{PP} = V_{CC}$. $V_{CC} > V_{PP}$ will cause a slight increase in ISB.





DC and AC Operating Conditions for Read Operation

		AT27C400					
		-90	-12	-15			
Operating Temperature (Case)	Com.	0°C - 70°C	0°C - 70°C	0°C - 70°C			
	Ind.	-40°C - 85°C	-40°C - 85°C	-40°C - 85°C			
V _{CC} Power Supply		$5V\pm10\%$	5V ± 10%	5V ± 10%			

DC and Operating Characteristics for Read Operation

Symbol	Parameter	Condition	Min	Max	Units
ILI	Input Load Current	$V_{IN} = 0V$ to V_{CC}		±1	μA
I _{LO}	Output Leakage Current	$V_{OUT} = 0V$ to V_{CC}		±5	μA
I _{PP1} ⁽²⁾	V _{PP} ⁽¹⁾ Read/Standby Current	V _{PP} = V _{CC}		10	μA
		I_{SB1} (CMOS), $\overline{CE} = V_{CC} \pm 0.3V$		100	μA
I _{SB}	V _{CC} ⁽¹⁾ Standby Current	I_{SB2} (TTL), \overline{CE} = 2.0 to V_{CC} + 0.5V		1	mA
	V _{CC} Active Current	$f = 5 \text{ MHz}, I_{OUT} = 0 \text{ mA}, \overline{CE} = V_{IL}$		40	mA
V _{IL}	Input Low Voltage		-0.6	0.8	V
V _{IH}	Input High Voltage		2.0	V _{CC} + 0.5	V
V _{OL}	Output Low Voltage	I _{OL} = 2.1 mA		0.4	V
V _{OH}	Output High Voltage	I _{OH} = -400 μA	2.4		V

Notes: 1. V_{CC} must be applied simultaneously or before V_{PP} , and removed simultaneously or after V_{PP} .

2. V_{PP} may be connected directly to V_{CC} , except during programming. The supply current would then be the sum of I_{CC} and I_{PP} .


AC Characteristics for Read Operation

			AT27C400						
			-	-90		12	-15		
Symbol	Parameter	Condition	Min	Мах	Min	Max	Min	Мах	Units
t _{ACC} ⁽²⁾	Address to Output Delay	$\overline{CE} = \overline{OE} \\ = V_{IL}$		90		120		150	ns
t _{CE} ⁽²⁾	CE to Output Delay	$\overline{OE} = V_{IL}$		90		120		150	ns
t _{OE} ⁽²⁾⁽³⁾	OE to Output Delay	$\overline{CE} = V_{IL}$		35		40		50	ns
t _{DF} ⁽⁴⁾⁽⁵⁾	OE or CE High to Output Float, whichever occurred first			20		30		35	ns
t _{OH} ⁽⁴⁾	Output Hold from Address, CE or OE, whichever occurred first		5		5		5		ns
t _{ST}	BYTE High to Output Valid			90		120		150	ns
t _{STD}	BYTE Low to Output Transition			40		50		60	ns

Note: 2, 3, 4, 5. See the AC Waveforms for Read Operation diagram.


AT27C400

Byte-wide Read Mode AC Waveforms




Note: $\overline{\text{BYTE}}/V_{\text{PP}} = V_{\text{IL}}$

Word-wide Read Mode AC Waveforms



Note: $\overline{\text{BYTE}}/V_{\text{PP}} = V_{\text{IH}}$

BYTE Transition AC Waveforms




Notes: 1. Timing measurement references are 0.8V and 2.0V. Input AC drive levels are 0.45V and 2.4V, unless otherwise specified.

- 2. \overline{OE} maybe delayed up to t_{CE} t_{OE} after the falling edge of \overline{CE} without impact on t_{CE}.
- 3. \overline{OE} maybe delayed up to t_{ACC} t_{OE} after the address is valid without impact on t_{ACC} .
- 4. This parameter is only sampled and is not 100% tested.
- 5. Output float is defined as the point when data is no longer driven.






Input Test Waveforms and Measurement Levels



Output Test Load



Note: $C_L = 100 \text{ pF}$ including jig capacitance.


Pin Capacitance

 $f = 1 \text{ MHz}, T = 25^{\circ}C^{(1)}$

Symbol	Тур	Мах	Max Units	
C _{IN}	4	10	pF	$V_{IN} = 0V$
C _{OUT}	8	12	pF	$V_{OUT} = 0V$

Note: 1. Typical values for nominal supply voltage. This parameter is only sampled and is not 100% tested.

Programming Waveforms⁽¹⁾



- Notes: 1. The Input Timing Reference is 0.8V for $V_{\rm IL}$ and 2.0V for $V_{\rm IH}.$
 - 2. t_{OE} and t_{DFP} are characteristics of the device but mist be accommodated by the programmer.
 - 3. When programming the AT27C400, a 0.1 μ F capacitor is required across V_{PP} and ground to suppress spurious voltage transients.

DC Programming Characteristics

 ${\sf TA} = 25 \pm 5^{\circ}{\sf C}, \, {\sf V}_{\sf CC} = 6.5 \pm 0.25{\sf V}, \, {\sf V}_{\sf PP} = \underline{13.0 \pm 0.25{\sf V}}$

			Li	Limits		
Symbol	Parameter	Test Conditions	Min	Max	Units	
ILI	Input Load Current	$V_{IN} = V_{IL}, V_{IH}$		±10	μA	
V _{IL}	Input Low Level		-0.6	0.8	V	
V _{IH}	Input High Level		2.0	V _{CC} + 0.5	V	
V _{OL}	Output Low Voltage	I _{OL} = 2.1 mA		0.4	V	
V _{OH}	Output High Voltage	I _{OH} = -400 μA	2.4		V	
I _{CC2}	V _{CC} Supply Current (Program and Verify)			50	mA	
I _{PP2}	V _{PP} Supply Current	$\overline{CE} = V_{IL}$		30	mA	
V _{ID}	A9 Product Identification Voltage		11.5	12.5	V	





AC Programming Characteristics

 $TA = 25 \pm 5^{\circ}C, \, V_{CC} = 6.5 \pm 0.25V, \, V_{PP} = 13.0 \pm 0.25V$

			Lir	Units	
Symbol	Parameter	Test Conditions ⁽¹⁾	Min Max		
t _{AS}	Address Setup Time		2		μs
t _{OES}	OE Setup Time	Input Diss and Fall Times	2		μs
t _{DS}	Data Setup Time	Input Rise and Fall Times: (10% to 90%) 20 ns	2		μs
t _{AH}	Address Hold Time		0		μs
t _{DH}	Data Hold Time	Input Pulse Levels:	2		μs
t _{DFP}	OE High to Output Float Delay ⁽²⁾	0.45V to 2.4V	0	130	ns
t _{VPS}	V _{PP} Setup Time	Input Timing Reference Level:	2		μs
t _{vcs}	V _{CC} Setup Time	0.8V to 2.0V	2		μs
t _{PW}	CE Program Pulse Width ⁽³⁾	Output Timing Reference Level:	47.5	52.5	μs
t _{OE}	Data Valid from \overline{OE}	0.8V to 2.0V		150	ns
t _{PRT}	BYTE/V _{PP} Pulse Rise Time During Programming		50		ns

Notes: 1. V_{CC} must be applied simultaneously or before V_{PP} and removed simultaneously or after V_{PP} .

This parameter is only sampled and is not 100% tested. Output Float is defined as the point where data is no longer driven

 see timing diagram.

3. Program Pulse width tolerance is 50 $\mu\text{sec}\pm5\%.$

Atmel's 27C400 Integrated Product Identification Code


Pins										
	A0	015	014	013	012	011	O10	O 9	08	Hex
Codes		07	06	O5	04	O3	02	01	00	Data
Manufacturer	0	0	0	0	1	1	1	1	0	1E1E
Device Type	1	1	1	1	1	0	1	0	0	F4F4

AT27C400

Rapid Programming Algorithm

A 50 μ s \overline{CE} pulse width is used to program. The address is set to the first location. V_{CC} is raised to 6.5V and \overline{BYTE}/V_{PP} is raised to 13.0V. Each address is first programmed with one 50 μ s \overline{CE} pulse without verification. Then a verification/reprogramming loop is executed for each address. In the event a word fails to pass verification, up to 10 successive 50 μ s pulses are applied with a verification after each

pulse. If the word fails to verify after 10 pulses have been applied, the part is considered failed. After the word verifies properly, the next address is selected until all have been checked. V_{PP} is then lowered to 5.0V and V_{CC} to 5.0V. All words are read again and compared with the original data to determine if the device passes or fails.





Ordering Information


t _{ACC} (ns)	I _{CC} (mA)				
	Active	Standby	Ordering Code	Package	Operation Range
90	40	0.1	AT27C400-90PC	40P6	Commercial
			AT27C400-90RC	44R	(0°C to 70°C)
			AT27C400-90TC	48T	
			AT27C400-90JC	44J	
	40	0.1	AT27C400-90PI	40P6	Industrial
			AT27C400-90RI	44R	(-40°C to 85°C)
			AT27C400-90TI	48T	
			AT27C400-90JI	44J	
120	40	0.1	AT27C400-12PC	40P6	Commercial
			AT27C400-12RC	44R	(0°C to 70°C)
			AT27C400-12TC	48T	
			AT27C400-12JC	44J	
	40	0.1	AT27C400-12PI	40P6	Industrial
			AT27C400-12RI	44R	(-40°C to 85°C)
			AT27C400-12TI	48T	
			AT27C400-12JI	44J	
150	40	0.1	AT27C400-15PC	40P6	Commercial
			AT27C400-15RC	44R	(0°C to 70°C)
			AT27C400-15TC	48T	
			AT27C400-15JC	44J	
	40	0.1	AT27C400-15PI	40P6	Industrial
			AT27C400-15RI	44R	(-40°C to 85°C)
			AT27C400-15TI	48T	
			AT27C400-15JI	44J	

Package Type					
40-lead, 0.600" Wide, Plastic Dual Inline Package (PDIP)					
44-lead, 0.525" Wide, Plastic Gull Wing Small Outline Package (SOIC/SOP)					
48-lead, Plastic Thin Small Outline Package (TSOP) 12 x 20 mm					
44-lead, Plastic J-leaded Chip Carrier (PLCC)					
-					

AT27C400

AT27C400

Packaging Information



11



Atmel Headquarters

Corporate Headquarters 2325 Orchard Parkway San Jose, CA 95131 TEL (408) 441-0311 FAX (408) 487-2600

Europe

Atmel U.K., Ltd. Coliseum Business Centre Riverside Way Camberley, Surrey GU15 3YL England TEL (44) 1276-686-677 FAX (44) 1276-686-697

Asia

Atmel Asia, Ltd. Room 1219 Chinachem Golden Plaza 77 Mody Road Tsimhatsui East Kowloon Hong Kong TEL (852) 2721-9778 FAX (852) 2722-1369

Japan

Atmel Japan K.K. 9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan TEL (81) 3-3523-3551 FAX (81) 3-3523-7581

Atmel Operations

Atmel Colorado Springs 1150 E. Cheyenne Mtn. Blvd. Colorado Springs, CO 80906 TEL (719) 576-3300 FAX (719) 540-1759

Atmel Rousset Zone Industrielle 13106 Rousset Cedex France TEL (33) 4-4253-6000 FAX (33) 4-4253-6001

Fax-on-Demand North America: 1-(800) 292-8635 International: 1-(408) 441-0732

e-mail literature@atmel.com

Web Site http://www.atmel.com

BBS 1-(408) 436-4309

© Atmel Corporation 2000.

Atmel Corporation makes no warranty for the use of its products, other than those expressly contained in the Company's standard warranty which is detailed in Atmel's Terms and Conditions located on the Company's web site. The Company assumes no responsibility for any errors which may appear in this document, reserves the right to change devices or specifications detailed herein at any time without notice, and does not make any commitment to update the information contained herein. No licenses to patents or other intellectual property of Atmel are granted by the Company in connection with the sale of Atmel products, expressly or by implication. Atmel's products are not authorized for use as critical components in life support devices or systems.

Marks bearing [®] and/or [™] are registered trademarks and trademarks of Atmel Corporation.

Terms and product names in this document may be trademarks of others.

